Even ignoring specific criticism of RISC-V - the ISA means fuck all if you can't build the actual uarch that implements it. We are probably going to see x86 struggle because of issue-width (although Jim Keller seriously hinted something enormous when he was still at Intel), but the ISA itself (to 1*) isn't much of a CPU
