Sort of. Those are just inference chips. You wouldn't be able to iterate architecture.

In terms of math, every single transformer can be expressed as a sequence of deep layers, so you could have an ASIC laid out in such a way where the architecture of the model depends on where you put the zeros.