I doubt any CPU has more levels of address translation, caching, and other layer... | Hacker News

Hacker Newsnew | past | comments | ask | show | jobs | submit

		marshray 49 days ago \| parent \| context \| favorite \| on: Ask HN: Why hasn't x86 caught up with Apple M seri... I doubt any CPU has more levels of address translation, caching, and other layers of memory access indirection than AMD/Intel 64 at this point.

rwallace 49 days ago [–]

That's an interesting question about the number of levels of address translation. Does anyone have numbers for that, and how much latency and energy an extra layer costs?

Consider applying for YC's Winter 2026 batch! Applications are open till Nov 10
Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact