Is there anything preventing them from using heterogeneous memory chips, like 1/... | Hacker News

Hacker Newsnew | past | comments | ask | show | jobs | submit

		benob 49 days ago \| parent \| context \| favorite \| on: Intel Announces Inference-Optimized Xe3P Graphics ... Is there anything preventing them from using heterogeneous memory chips, like 1/4 GDDR7 and 3/4 LPDDR? It could enable new MEO-like architectures with finer-grained performance tuning for long contexts.

vetrom 49 days ago [–]

You'd have to burn more die space for the duplicate but different ram controller logic and cache trees, I bet.

If the internal bus architecture is anything similar to QPI, getting the 'different' parts to communicate reliably is probably also a pain.

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact