Not all, not always. FPGAs usually have more memory than is accessible in parallel (because memory cells are a lot cheaper than routing grid) and most customers want some blockram anyways. So what your synthesis tool will do with very high LUT usage is to do input or output multiplexing. Or even halving your effective clock and doubling your "number" of LUTs by doing multi-step lookups in then non-parallel memory.